I'm dumbass.
DDR3 chip datasheet exactly says that A0-A14 are row addresses.
Me (almost a year ago) saw A14 and filled it as 14 rows. =/
DDR3 chip datasheet exactly says that A0-A14 are row addresses.
Me (almost a year ago) saw A14 and filled it as 14 rows. =/