@foone it’s weird that they include 2 cores in the die that *cannot be used* (i.e. you can only use ARM XOR RISC-V)

I’m so used to designs that maximize layout usage that wasting space on useless extra hardware seems heretical.

I guess whichever node they’re fabbing at is cheap enough, that the die space isn’t critical.