@matthewvenn @SwiftOnSecurity Plenty of industry chips don’t simply reset every flop when you assert the reset line. It’s commonplace that SRAMs and I/Dcaches don’t bother to wipe their contents across reset, and even common they don’t reset the “valid” bits, which introduces some interesting vulnerabilities. And similarly weird bugs to diagnose when someone assumed they reset.