Gregory's Server
The CPU sits in the HALT state until an interrupt or reset signal comes in. This starts a microcode routine to handle the interrupt. The interrupt also blocks the Group Decode ROM from decoding the HLT instruction, ending the HALT state.
|
2 comments
 @kenshirriff Oh the references to the datapoint and the origin of parity/little endian in the 8086 are fascinating! |
On the 8086, even something that seems simple like halting the processor has a bunch of complexity and tricky circuitry. For more information, see my latest blog post: https://www.righto.com/2023/01/reverse-engineering-intel-8086.html