@SwiftOnSecurity
I feel like I won't understand anything from this thread until I try to write a Verilog module for it.