Email or username:

Password:

Forgot your password?
Top-level
Ken Shirriff

I made this diagram to show the different functional blocks on the Pentium P5 die.
5/5

The Pentium die with functional blocks labeled. The code cache and data cache are large blocks on the left. The integer datapath (the superscalar integer execution unit) is a vertical rectangle in the middle. The floating point unit is a vertical rectangle next to it. Instruction fetch and instruction decode are at the top, with branch prediction logic nearby along with the microcode ROM.
2 comments
Tommy Thorn

@kenshirriff The Bus Interface Logic block seems shockingly large, half the area of either cache. What's going on?

Ken Shirriff

@tommythorn In comparison, on the 8086, the Bus Interface Unit is roughly half the chip. The Bus Interface is doing a lot: performing prefetches, handling memory and I/O bus cycles, handling interrupts, bus hold, bus locking, cache operations, and so forth.

Go Up