The queue was implemented with four registers, along with two hardware pointers indicating the next read position and the next write position. Here's how the queue looks with two bytes (blue) in the queue. 3/12
Top-level
The queue was implemented with four registers, along with two hardware pointers indicating the next read position and the next write position. Here's how the queue looks with two bytes (blue) in the queue. 3/12 No comments
|